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AbsIracl This paper introduces a novel crossing front-end dddc
converter for a four-level drive system which provides a voltage
boost as well as dc capacitor bank voltage regulation. The primary
advantage of the proposed converter is that it simplifies the control
of the four-level diode-damped inverter since capacitor voltage
balancing is not required by the inverter control. Furthermore, the
inverter modulation index can he varied up tn its physical
limitation An average-value model of the converter is derived and
used for insight and analysis of the converter operation. Detailed
simulations of the four-level drive system demonstrate the
effectivenessof the proposed system.
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I. INTRODUCTION
Multilevel drive systems have gained popularity in recent
years since they offer advantages of higher voltage operation,
higher power quality, lower switching losses, and better
electromagnetic compatibility [1-17]. The general structures of
multi-level drive systems are typically based on one of the three
fundamental topologies; diode-clamped, flying capacitor, and
series H-bridge. Although the diode-clamped multilevel inverter
(DCMI) is arguably the most popular topology, it's use is limited
beyond three levels due to voltage balancing problems on the
series bank of input capacitors [3,4,10-171. Researchers have
sought several solutions to this problem including isolated
voltage sources, multi-level active front ends [3], and dddc
converters [lo-171. The unique aspect of the crossing dc/dc
wnverter solution proposed in this paper is that the voltage level
can be boosted at the same time. A voltage boost may be
necessary for a drive system, which interfaces 'with a lowvoltage source such as a fuel-cell, battery, or superconducting
magnetic energy storage (SMES). This front-end configuration
also provides good regulation of the capacitor bank, which
allows a straightforward inverter control based on multi-level
sine-triangle modulation without regard to redundant state
selection typically added for capacitor voltage balancing
purposes [3,4]. To maintain balanced capacitor voltages, the
maximum modulation index of the four-level DCMI is limited to
around 0.6 for a typical motor load with a 0.8 power factor [3,4].
By utilizing the proposed boost converter, the modulation index
can be set to the maximum physical limitation of 1.15 for dutycycles with thud harmonic injection. Detailed simulations
demonstrate the effectiveness of the proposed drive system.

Figure 1 shows the structure of a drive system involving a
front-end dc/dc boost stage feeding the dc capacitor bank of a
four-level DCMI. The details of the four-level inverter are shown
in Fig. 2. The operation of the four-level inverter has been well
established in the literature [3,4]. In summary, by switching the
three phases to the four capacitor junctions 6 d,, the four-level
DCMI provides four unique line-to-ground voltage levels
resulting in high power quality. However, the inverter c w e n t
will discharge the center capacitor if no external. balancing
provisions are included. From Fig. I, it can be seen that the dc/dc
converter section solves this problem by connecting the external
source directly to the centcr capacitor. The remaining circuitry
forms two boost converters. For example, the switch T, and
adjacent inductor and dicde form a boost converter from the
input voltage to the sum of the center and upper capacitor
voltages. Since the center ,capacitor is fixed, this converter can
regulate the uppermost capacitor. Likewise, the switch Ti and
the adjacent inductor and diode regulate the lowermost capacitor
voltage. Ideally speaking, by setting the duty cycle of the upper
boost converters to 0.5, the voltage between d, and d, can be
regulated to 2vdr Similarly, the voltage between d2 and 4 will be
re.gulated to Z V , ~ . Considering that the middle capacitor is
directly connected to v , ~tbt
, total voltage between d3 and 4 can
be boosted to 3v, and all of the three capacitor voltages are
maintained at vd,. A buck converter may be added in front of the
proposed boost converter for systems that require control of the
dc voltage to a specific value or for maintaining consistent drive
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Figure 1. Pioposed 4-level drive system.

0-7803-7906-3/03/$17.0002003 BEE.

1876

Figure 2. Four-level inverter topology.
voltage while providing ride-through capability [XI. Also, as with
other multilevel dc/dc converters, a bidirectional configuration is
possible if freewheeling diodes are placed across the transistors
and additional transistors are connected in anti-parallel with the
converter diodes.
The two switches of the crossing front-end boost converter
form four switching states, which are shown in Fig. 3. Therein,
the center capacitor is not shown since the input source directly
determines its voltage. The fust state "W is the off state for both
converters where the inductor is supplying the capacitor and
inverter. The next state "01" shows the on-state for the upper
converter for building up energy in the inductor. The remaining

1'
T3

~,

'1

,

l i E l J 2

0

w w

:l:l-D)T.:l

Four

0

DCMl

Figure 4. Idealized boost converter wavefcrms

r, T,= "01"

T$r;= " 11"

states " 1 0 and "11" depict the on-state of the lower converter
and the on-state of both converters respectively. One may
operate the upper and lower dc/dc converter separately, or follow
an interleaving sequence such as "W," I O , "II", then "01"; the
latter of which results in smoother dc source current. Figure 4
shows idealized converter waveforms for the interleaved
sequence. As can be seen, the lower converter is switched with
period TAWand duty cycle D. The upper converter transistor
signal is delayed from the lower by a quarter period to form
interleaved voltages vSw, and vsWg. The resulting voltages
determine the slopes of the inductor currents as shown in Fig 4.

E g u r e 3 Four-level c m s i n g cnnveaer switching states
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computer simulation [16-191. This can be useful for drive design
where a large number of simulation studies need to be
performed. The symbol is used to mean fast average-value or
the average of the variable over one switching period of the

0 < t < DT,,
vw3
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vdr
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DT,, 5 t < T,,"
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FigureS. Convsxter avenge-value model.

(1)

where D is the convener duty cycle and V, and V, are the

where L is the converter inductance. Using these definitions, (6)
may be rewritten as

transistor and diode on-state voltage drops respectively. In this
analysis, it is assumed that the same duty cycle is used for both
converters. Taking the average value of v , ? , ~ and ids over one
switching period T,, yields

iswg
= DV,

+ (1 - D)(vdc+ I3
+ V,)

id, = (1- D ) i L g .

(3)
(4)

Using Kuchhoffs voltage law and including the inductor
resistance rL, the average inductor voltage for the upper
convener current can be calculated as,
?

"L3 =-v,,3

-

- r L i L 3 +VdC

Since these referred t e r m match the secondary side of the
converter, the equivalent average-value circuit model shown in
Fig. 5 can be generated. A:; can be seen, the effect of the d d d c
conveners is to provide three sources to the four-level inverter
drive. In addition, some dynamics are included from the referred
converter inductance.
Considering that the awrage inductor voltage is zero in the
steady-state and the average capacitor voltage should ideally
equal to the source voltage vd,, one can solve the duty cycle D
from equation (1 1) as,

(5)

Substituting (3) into (5) yields,

iL3
=D~,,~-DV,-(I-D)V,

-rLLL3-(l-D)icg

()'

Equation (4) and the last term in (6) suggest that an ideal
transformer model can be used to model the convener coupling
[MI. The input side of the converter may be referred through the
transformer by first defining

If the inductor resistance and the semiconductor voltage drops
are neglected in (12),the duty cycle can be calculated as

D = - -ird=c 0 . 5

rL=O, Ve=VD=O.

(13)

2vdc

If only inductor resistance is neglected,

(7)

r'-L -

'L

(1-D)z

(9)

The same expressions can be derived by considering the
switching of the lower converter. Certainly (13) represents the
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ideal duty cycle and (14) gives an approximation. Guation (12)
is exact, but could be more complete since the inductor current is
a function of the drive and motor load. To complete the
expression, first, substitute (4) into (12) to get

-

__
'*3
c;, + V D

'L

(1 - D )

D=

iv,

2;,

-

v,

(15)

Solving for the duty cycle yields
D=

3Cdr +2v,,

-

-va

(16)

2(28,,< +VI, - V o )

Figure 6. Four-level inverter average-valuemodel.

d(38,+2V,~-V~)2-4(2jg.+V,,-Va)(r,,~,,,+8,+V,)

z(zC;<+v,>- V u )

To maintain balanced capacitor voltages the capacitor junction
current must be zero. Which implies
= ;,,c3. Therefore, the
computation of an accurate dc converter duty cycle eventually
depends on the average dc current flowing into the inverter. This
current can be calculated by using a four-level inverter average
value model. The structure of the average-value model of the
four-level DCMI is shown in Fig. 6. For the analysis herein, the
average capacitor junction current id,:3 will be of interest. Due to
drive symmetry, only the n-phase contribution to this junction
current need be considered. In the inverter control algorithm, the
a-phase modified duty cycle of the four-level DCMI can be
represented as a function of the modulation index and the
inverter electrical angle

the fast-average for steady-state calculations. The phase current
can be expressed

;,,,

(20)

io,, = & i , c o s ( ~ t @ , )

In (20). the current magnitude i,) and angle
the motor steady-sate impedance by

can be related to

@, = -LZ .

(23)

The voltage magnitude in (22) is determined by the inverter dc
voltage and modulation index as

Assuming balanced capacitor voltages,
The duty cycle defined above ranges from 0-3 and can be
classified into three regions, which range from 0-1, 1-2, and
2-3. The duty cycle is then modulated with three sine-waves [3]
in order to obtain switching states for the n-phase which range
from 0-3. To compute the average current, it is helpful to define
the switching function which represents the conditions under
which the a-phase is connected to d,. As a function of the duty
cycle, this is

=[

s3

0

(25)

v,. = 3 V & .

The procedure for detemning the correct steady-state

I

t

do, < 2

d,, - 2 otherwise

The dc average current that the inverter draws from junction d3
can then be calculated by evaluating

(19)
where the overscore symbol represents the average over one
fundamental cycle of d, . This average can by used in place of

t

R=6910

",
~

3

jl1.680

Figure 7. Motor steady-state equivalent arcuit
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Figure 8. Simulaed performanceofthe four-level drive system
converter duty cycle is as follows. The magnitude and phase of
the load current are computed from the motor load impedance,
the dc input voltage, and the modulation index using (22-25).
Using these values, an expression for the a-phase current is
formed from (20) which is then used along with (17-18) to solve
the integral (19). The dc current calculated from this integral can
be used in (16) to solve for the duty cycle.
As a numerical example, consider a 4-pole 3.7kW standard
NEMA type B induction motor with a steady-state model [I91
and parameters shown in Fig. 7 for operation at 60Hz and 183.3
rad/s. The equivalent load impedance can be represented as an
R-L load with the parameters shown in Fig. 7. In this example,
the power factor is 0.763 lagging. Let the inverter modulation
index be ,n = 1.13 and vk = 110V.The diode and transistor
voltage drops are V, = 1.2V, V, = 2.5V and the inductor
resistance is rL= 0.20. The average dc current re,can then be
computed as 12.54A. Substituting this value into (16) results in
D = 0.533. This duty-cycle is calculatd based on the upper
dddc converter, which is also used for the lower dc/dc converter
due to the symmetrical structure.

discharge the voltage. However, the dc input voltage holds vr2 at
I IOV. The outer capacitor voltages v, I and vc3are regulated by
the crossing dc/dc boost converter. Figure 9 shows the dc/dc
converter waveforms. In this study, the transistor signals TI and
T3 were interleaved in order to reduce the instantaneous current
draw from the source. The inductor current waveforms exhibit a
triangular shape as expected.
Following the steady-state simulation, a vector control and PI
speed loop were added for a dynamic study. Figure 10 shows the

k3(A)

IV. SIMULATION
RESULTS

‘”1L
0

100 us.

0

6

A detailed simulation of the drive system was created to

demonstrate the converter performance. For this study, the dddc
converter inductance was L = 2mH and converter was switched
with a period of Tsw = IOOp., The input dc voltage was
v e l IOV and the capacitance was set to C, = C, = 6,600 p.The
induction motor was the 3.7kW example machine from the
previous section. The duty cycle was set to 0.533 as per the
previous calculations. Figure 8 shows the inverter waveforms in
steady-state with the machine operating at 183.3 rad/s. As can be
seen, the inverter exhibits typical four-level drive performance
showing four steps in the line-to-ground voltage vn8.As a result,
the line-to-line voltage vd, and phase current ,i have low
harmonic content. As with other four-level inverters, an average
current is drawn from the center capacitor which would tend to
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Figurc 9. Drive system converter simulatim waveforms.

"1

i
Figure 10. Drive system transient performance
simulation results where the speed is commanded to ramp from
zero to 183.3 rads. The load torque is then stepped to its rated
value of 20"
and the motor speed is commanded to zero with
the rated load applied. As can he seen, the dcldc converter
provides regulation during the entire transient study.

V. CONCLUSION
Drive systems based on the diode-clamped inverter topology
have always had limited application due to the difficulty of
regulating the capacitor voltages. The specific problem is that the
center capacitors tend to discharge due to the manner in which
the load is connected to the capacitor bank. In this paper, a fourlevel dcldc convener is inh-oduced which provides a voltage
boost and regulates the capacitor voltages making the four-level
topology practical for drive applications that interface to low
voltage sources (such as batteries of fuel cells). An averagevalue model for the proposed converter was developed which
gave insight into the converter effective operation and allowed
the development of duty cycle equations which compensate for
the semiconductor voltage drops and inductor resistance. Steadystate and dynamic simulations were carried out on an example
four-level drive system in order to verify the converter operation.
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